

**ARTICLE**

An Insight into the Second-Harmonic Current Reduction Control Strategies in Two-Stage Converters

Lei Ren and Lei Zhang*

School of Electrical Engineering, Nantong University, Nantong, 226019, China

*Corresponding Author: Lei Zhang. Email: nttztl@ntu.edu.cn

Received: 23 August 2021 Accepted: 18 October 2021

ABSTRACT

Due to the components at twice the fundamental frequency of output voltage in the instantaneous output power of a two-stage single-phase inverter (TSI), the second harmonic current (SHC) is generated in the front-end dc-dc converter (FDC). To reduce the SHC, optimizing the control strategy of the FDC is an effective and costless approach. From the view of visual impedance, this paper conducts an intensive study on the SHC reduction strategies. Origin of the SHC is illustrated first. Then, the equivalent circuit models of the FDC under different control strategies are proposed to analyse the SHC propagation characteristic. The derived model can offer a better insight into how the inductor SHC is affected by the control parameters. According to the derived models, a synthesis of different control strategies is presented and the relevant parameters are listed for control design to achieve better suppression effect. The benefits and limitations of these control strategies are also discussed. Based on the proposed equivalent circuit models, several optimization methods are proposed to enhance the effect. A 1500 VA TSI prototype is built and simulated on MATLAB/Simulink, verifying the effectiveness of the proposed optimization methods. This paper is aimed to provide a guideline for the control design and control optimization of the TSIs.

KEYWORDS

Two-stage single-phase inverter (TSI); second harmonic current (SHC); equivalent circuit models; optimization

1 Introduction

Two-stage single-phase inverters (TSIs) have been widely used in renewable systems [1–4] such as distributed generation system and energy storage system. A typical structure of TSI is illustrated in Fig. 1. The front-end dc-dc converter (FDC) converts varying and/or mismatching input voltage to a specified voltage that is suitable for the desired ac output. The back-end dc-ac inverter realizes the inverter conversion to supply the output load.

Due to the components at twice the fundamental frequency of output voltage in the instantaneous output power, the SHC is generated in the input current of the TSI. The SHC will increase the current stress and affect the lifetime of power switches. Moreover, the SHC causes extra power loss and lessen the soft-switching range of power switches, reducing the overall system efficiency [5]. Furthermore, if fuel cell is used to supply the two-stage inverter, the SHC will affect the fuel cell performance, cause



extra fuel consumption and even shorten the life span [6,7]. Therefore, it is necessary to suppress the input SHC in the FDC. Two main methods are currently used to reduce the SHC in the FDCs: (1) Passive compensation methods (PCMs); (2) Active compensation methods (ACMs).




Figure 1: Typical configuration of a TSI

For an open-loop system, the magnitude of the SHC in the FDC is fully dependent on the passive energy-storage elements. Thus, the PCM is often to enlarge the energy storage elements in the converter (capacitor and/or inductor), such as connecting a large parallel capacitor to the input and/or the output terminals of the FDC [8] and connecting a LC series-resonance circuit in parallel with the output filter capacitor of the FDC [9]. However, for these cases, the cost will be increased and the size of the additional passive components may not be acceptable while the SHC is limited to the desired level [10].

As these disadvantages of the PCMs aforementioned, ACMs are more often used for their low cost and non-invasiveness. According to the different implementation approaches, the ACMs can be classified into two main categories. One way is the current-ripple injection method, where a bidirectional active filter is often used to compensate the required SHC of the dc-ac inverter [11–14]. However, with the additional bidirectional converter, the complexity of the system increases and more power loss is generated. The other way is the self-controlling method of the FDC, which is more commonly used for its convenience and low cost [15,16]. In this case, appropriate control approach is incorporated to force the intermediated inductor and/or capacitor to provide almost all the required second pulsating power. According to the different control purposes, the FDC self-controlling methods can be further divided into two types. One is the inductor SHC reduction strategy (FI-SHCRS) [5,17–22] and the other is the input SHC reduction strategy (I-SHCRS) [23,24]. However, there still is lack a unified model to describe the propagation mechanism of SHC and give an insight to all these control strategies for control optimization.

In order to analyse these methods from a unified perspective, equivalent circuit models of the FDC under different control strategies are proposed in this paper. The derived model can offer a better insight into how the inductor SHC is affected by the control parameters. According to the derived models, a synthesis of different control strategies is presented and the key parameters relevant to SHC are listed to reveal the benefits and limitations of these control strategies. Based on the proposed equivalent circuit models, several optimization methods are also proposed to enhance the effect. A 1500 VA TSI prototype is built and simulated on MATLAB/Simulink, verifying the effectiveness of the proposed optimization methods. This paper is aimed to provide a guideline for the control design and control optimization of the TSIs.

2 Origin of SHC

To study the composition of the input SHC, neglecting the switching harmonics, the downstream inverter is equivalent to a dc current source I_{dc} in parallel with a SHC source i_{2nd} , which is shown in Fig. 2.




Figure 2: Equivalent model of a TSI

L_f and C_f are the filter inductor and the intermediate dc-bus capacitor respectively. v_{pwm} , i_{Lf} , v_{Cf} , and i_{Cf} are the pulse width modulation (PWM) voltage, the inductor current, the intermediate bus voltage, and the current flowing through C_f , respectively. V_{Cf} is the dc component of v_{Cf} . When the switching frequency components are neglected, the instantaneous second harmonic power of the FDC can be given by

$$p_{o_2nd} = v_{Cf_2nd} I_{dc} + i_{2nd} V_{Cf} = \underbrace{(v_{pwm_2nd} I_{dc} + i_{Lf_2nd} V_{Cf})}_A + \underbrace{(v_{Cf_2nd} - v_{pwm_2nd}) I_{dc}}_B + \underbrace{(-i_{Cf_2nd} V_{Cf})}_C \quad (1)$$

where v_{pwm_2nd} , i_{Lf_2nd} , v_{Cf_2nd} , and i_{Cf_2nd} are the second harmonic components of v_{pwm} , i_{Lf} , v_{Cf} , and i_{Cf} respectively. From Eq. (1), it can be seen that the pulsating power is divided into three parts: the part A is supplied by V_{in} ; the part B is supplied by L_f ; the part C is supplied by C_f . The part A is the root of the input SHC, which is composed of two items:

$$p_{in_2nd} = v_{pwm_2nd} I_{dc} + i_{Lf_2nd} V_{Cf} \quad (2)$$

where v_{pwm_2nd} depends on the pulsating component of the duty cycle d_{2nd} . To reduce the input SHC, d_{2nd} and i_{Lf_2nd} should be suppressed simultaneously.

In most applications, FI-SHCRS is sufficient to reduce the input SHC into an acceptable level and along with its easy implementation, is more commonly used. But for better suppression effect in particular applications, input SHC control strategy is needed.

3 Analysis of the Second Harmonic Current Propagation Characteristic

FI-SHCRS is the most common used method to suppress the input SHC of the two-stage inverters. For the FDC, control loops are often used to realize voltage regulation and short current limitation. Here, Buck converter is adopted as the FDC to analyse the influences of different control loop parameters on the SHC propagation. For a better insight into where the magnitude of the SHC lies, the equivalent circuit models under different control strategies are derived.

3.1 The Reverse Propagation Gains of SHC

Fig. 3 shows the control block diagrams of the FDC with open-loop, voltage single-loop, and voltage current dual-loop respectively, where V_m is the amplitude of the sawtooth carrier, $G_v(s)$ is the voltage regulator, $G_i(s)$ is the current regulator, H_v is the intermediate bus voltage sensor gain, and H_i is the inductor current sensor gain.

According to Manson's rule, the inductor second harmonic currents of the three control strategies can be derived respectively as

$$i_{Lf0_2nd} = \frac{1}{s^2 L_f C_f + 1} i_{2nd} \quad (3)$$

$$i_{L_{f1_2nd}} = \frac{1 + H_v G_v(s) V_{in}/V_m}{H_v G_v(s) V_{in}/V_m + s^2 L_f C_f + 1} i_{2nd} \quad (4)$$

$$i_{L_{f2_2nd}} = -\frac{L_v(s) + L_{LC}(s)}{1 - L_v(s) - L_i(s) - L_{LC}(s)} i_{2nd} \quad (5)$$

where $L_v(s)$, $L_i(s)$, and $L_{LC}(s)$ are the gains of the outer voltage loop, the inner current loop, and LC filter loop as shown in Fig. 3c. The detailed expressions of these gains can be written as

$$L_v(s) = -\frac{H_v G_v(s) G_i(s) V_{in}}{V_m L_f C_f s^2} \quad (6)$$

$$L_i(s) = -\frac{H_i G_i(s) V_{in}}{V_m L_f s} \quad (7)$$

$$L_{LC}(s) = -\frac{1}{L_f C_f s^2} \quad (8)$$




Figure 3: Control block diagrams of Buck converter under different control strategies: (a) Open-loop; (b) Voltage single-loop; (c) Voltage current dual-loop

From (5), it can be found that the introduction of the inner current loop increases its denominator and therefore decreases the inductor SHC. Actually, the numerator of (5) can also be decreased to reduce the inductor SHC. In [12], a load current feedforward branch with notch filter is introduced on

the basis of the inner inductor current loop. Basically, this method is equal to adding an item to the numerator, which can be expressed by

$$i_{L_{f3_2nd}} = -\frac{L_v(s) + L_{LC}(s) + \frac{G_{bpf}(s)G_i(s)V_{in}}{L_f V_{ms}}}{1 - L_v(s) - L_i(s) - L_{LC}(s)} i_{2nd} \quad (9)$$

where $G_{bpf}(s)$ is the inserted notch filter. The added item decreases the amplitude of numerator at twice the output frequency, reducing the inductor SHC.

3.2 The Proposed Equivalent Circuit Models

The concept of visual impedance has been widely used in grid-connected inverters [25–28]. For two-stage single-phase inverters, visual-impedance-based control strategy is used to reduce SHC in [21] and to reveal the relationship among different SHC reduction schemes in [5,22]. Basically, visual-impedance is an intuitive comprehension of control loops. From this perspective, the original control loops can also be modelled as visual impedance. In this part, the effects of the control loops on the SHC propagation are analysed. In the following analysis, the voltage and current regulators both adopt proportional-integral (PI) controllers.

For the open-loop Buck converter, the equivalent circuit model can be derived according to Fig. 3a, as shown in Fig. 4. It can be found that in the case of open-loop control, the magnitude of the inductor SHC is fully dependent on the passive energy-storage elements (L_f and C_f). Thus, the passive compensation approach often enlarges the energy storage components [8,9]. To verify the correctness of the model, $i_{L_{f0_2nd}}$ can be calculated again according to Fig. 4, which is given by

$$i_{L_{f0_2nd}}' = \frac{1/(sC_f)}{sL_f + 1/(sC_f)} i_{2nd} = \frac{1}{s^2 L_f C_f + 1} i_{2nd} \quad (10)$$

which is the same as (3).




Figure 4: The equivalent circuit model of open-loop

For the voltage single-loop Buck converter, the equivalent control block diagram can be acquired by moving the voltage-loop feedback node as shown in Fig. 5a. Accordingly, the equivalent circuit model can be depicted as shown in Fig. 5b.

From this perspective, the voltage loop can be equivalent to a visual impedance $Z_{vs}(s)$ in parallel with the filter inductor, where $1/Z_{vs}(s)$ can be expressed by

$$\frac{1}{Z_{vs}} = H_v G_v(s) V_{in}/V_m \cdot \frac{1}{sL_f} \quad (11)$$




Figure 5: The equivalent circuit models of voltage single-loop: (a) Equivalent transform; (b) Equivalent circuit model

To verify the correctness of the model, $i_{L_{f1_2nd}}$ can be calculated again according to Fig. 5b, which is given by

$$i_{L_{f1_2nd}}' = \frac{1/(sL_f) + 1/Z_{vs}}{1/(sL_f) + 1/Z_{vs} + sC_f} i_{2nd} = \frac{1 + H_v G_v(s) V_{in}/V_m}{H_v G_v(s) V_{in}/V_m + s^2 L_f C_f + 1} i_{2nd} \quad (12)$$

which is the same as (4). To analyse the effect of the voltage regulator parameters, we suppose $G_v(s)$ as

$$G_v(s) = k_{pv} + \frac{k_{iv}}{s} \quad (13)$$

Substituting (13) into (11) yields

$$\frac{1}{Z_{vs}} = \frac{1}{\frac{V_m L_f}{H_v k_{pv} V_{in}} s} + \frac{1}{\frac{V_m L_f}{H_v k_{iv} V_{in}} s^2} = \frac{1}{Z_{vs1}} + \frac{1}{Z_{vs2}} \quad (14)$$

It can be found that Z_{vs} is composed of Z_{vs1} and Z_{vs2} in parallel. Z_{vs1} can be equivalent into a visual inductance and Z_{vs2} can be equivalent into a visual negative impedance whose value is proportional to s^2 . Whatever the type of impedance, both Z_{vs1} and Z_{vs2} decrease the impedance of the inductor branch, forcing the inductor to share more SHC. The larger of k_{pv} and/or k_{iv} are, the more SHC is distributed into the inductor branch.

For the voltage current dual-loop Buck converter, the equivalent transform 1 can be achieved by moving the voltage and current loop feedback nodes as Fig. 6a shows. Moreover, the feedback node of the voltage loop can be further moved as shown in Fig. 6b. Based on the transform 2, the equivalent circuit model can be derived as shown in Fig. 6c.




Figure 6: The equivalent circuit model of voltage current dual-loop: (a) Equivalent transform 1; (b) Equivalent transform 2; (c) Equivalent circuit model

From this perspective, the outer voltage loop is equivalent to a visual impedance $Z_{vs}(s)$ in parallel with the filter inductor and the inner current loop is equivalent to a visual impedance $Z_{is}(s)$ in series with the filter inductor, where $1/Z_{vid}(s)$ and $Z_{id}(s)$ can be expressed respectively by

$$\frac{1}{Z_{vid}} = \frac{V_{in}}{V_m} G_v(s) G_i(s) H_v \cdot \frac{1/(sL_f)}{1 + \frac{V_{in} H_i G_i(s)}{sL_f V_m}} \quad (15)$$

$$Z_{id} = \frac{V_{in}}{V_m} H_i G_i(s) \quad (16)$$

To verify the correctness of the model, $i_{L_f2_2nd}$ can be calculated again according to Fig. 6c, which is given by

$$i_{L_f2_2nd}' = \frac{1/(sL_f + Z_{id}) + 1/Z_{vid}}{1/(sL_f + Z_{id}) + 1/Z_{vid} + sC_f} i_{2nd} = -\frac{L_v(s) + L_{LC}(s)}{1 - L_v(s) - L_i(s) - L_{LC}(s)} i_{2nd} \quad (17)$$

which is the same as (5). To analyse the effect of the voltage regulator parameters, we suppose $G_v(s)$ the same as (13) and $G_i(s)$ as

$$G_i(s) = k_{pi} + \frac{k_{ii}}{s} \quad (18)$$

Substituting (13) and (18) into (15) yields

$$\begin{aligned} Z_{vid} &= \frac{V_m L_f s}{V_{in} H_v G_v(s) G_i(s)} + \frac{H_i}{H_v G_v(s)} \\ &= \frac{V_m L_f}{V_{in} H_v} \cdot \frac{1}{\frac{1}{s} + \frac{1}{k_{pv} k_{pi}} + \frac{1}{k_{pv} k_{ii} + k_{iv} k_{pi}} + \frac{1}{k_{iv} k_{ii}}} + \frac{1}{\frac{H_i}{H_v (H_v k_{pv})} + \frac{1}{H_i s / (H_v k_{iv})}} \\ &= Z_{vid1} + Z_{vid2} \end{aligned} \quad (19)$$

It can be found that Z_{vid} is a series of Z_{vid1} and Z_{vid2} , where Z_{vid1} is a parallel of three components [$s/(k_{pv} k_{pi})$, $s^2/(k_{pv} k_{ii} + k_{iv} k_{pi})$, $s^3/(k_{iv} k_{ii})$] and Z_{vid2} is a parallel of two components [$H_i/(H_v k_{pv})$, $H_i s/(H_v k_{iv})$]. Both Z_{vid1} and Z_{vid2} decrease the impedance of the inductor branch, forcing the inductor to share more SHC. The larger of k_{pv} and/or k_{iv} are, the more SHC is distributed into the inductor branch.

Substituting (18) into (16) yields

$$Z_{id} = \frac{V_{in} H_i k_{pi}}{V_m} + \frac{V_{in} H_i k_{ii}}{V_m s} = Z_{id1} + Z_{id2} \quad (20)$$

It can be found that Z_{id} is a series of Z_{id1} and Z_{id2} , where Z_{id1} is a visual resistance and Z_{id2} is a visual capacitance. Z_{id1} increases the impedance of the inductor branch, and the larger k_{pi} is, the less SHC is distributed into the inductor branch. For Z_{id2} , there is a serial resonance frequency of the visual capacitance and the filter inductance, which can be expressed by

$$\frac{V_{in} H_i k_{ii}}{V_m \omega_{2nd} j} + L_f \omega_{2nd} j = 0 \quad (21)$$

Accordingly, the resonance frequency can be calculated by

$$\omega_r = \sqrt{\frac{k_{ii} V_{in} H_i}{V_m L_f}} \quad (22)$$

In general, k_{ii} satisfies

$$k_{ii} > \frac{V_m L_f \omega_{2nd}^2}{V_{in} H_i} \quad (23)$$

Therefore, Z_{id} is usually proportional to k_{ii} . The relationships between the impedances of inductor branch and the circuit parameters are summarized in Table 1.

Table 1: Relationship between visual impedances and circuit parameters

	k_{pv}	k_{iv}	H_v	k_{pi}	k_{ii}	H_i
Z_{vid1}	–	–	–	–	–	/
Z_{vid2}	–	–	–	/	/	+

(Continued)

Table 1 (continued)

	k_{pv}	k_{iv}	H_v	k_{pi}	k_{ii}	H_i
Z_{vid}	-	-	-	-	-	+
Z_{id1}	/	/	/	+	/	+
Z_{id2}	/	/	/	/	+	+
Z_{id}	/	/	/	+	+	+
Z_{Lf}	-	-	-	-/+	-/+	+

In conclusion, the impedance of the inductor branch Z_{Lf} can be increased by decreasing k_{pv} , k_{iv} , H_v , and/or increasing H_i . In order to reduce the inductor SHC, the amplitudes of k_{pv} , k_{iv} , and H_v at twice the output frequency should be decreased and/or the amplitude of H_i at twice fundamental frequency of output voltage should be increased. Moreover, the amplitude of H_i at twice fundamental frequency of output voltage is the best choice to be increased to reduce the SHC because it can increase $Z_{id}(\omega_{2nd})$ and $Z_{vid}(\omega_{2nd})$ simultaneously. In general, these parameters should be selected in according to the stability and the dynamic performance of the circuit. In order to avoid those negative influences, notch filters (band-pass filter or band-stop filter) are often used.

3.3 The Relationship between the Inductor SHC and the Input SHC

The visual impedance is useful for the analysis of the inductor SHC but may be helpless for the analysis of the input SHC. Fig. 6c cannot be equivalent to the circuit model described in [22], which is shown in Fig. 7a. According to Fig. 7a, the input SHC can be completely eliminated by reducing the inductor SHC completely. However, apparently, it cannot be achieved according to (2).




Figure 7: Second harmonic equivalent circuit model of the Buck converter: (a) Non-equivalent circuit model [22]; (b) AC equivalent circuit model

Actually, if the dc components and the harmonic components at the switching frequency are neglected, a Buck converter is equivalent to the circuit model as shown in Fig. 7b.

As a matter of fact, the equivalent inductor L_f' is a synthesis of the two items as shown in the dotted box of Fig. 7, and essentially the visual impedance is regulated by d_{2nd} . No matter how L_f' is adjusted, d_{2nd} undergoes corresponding change. In some cases, although L_f' is adjusted to a high value, the input SHC still keeps an observable value due to the d_{2nd} .

4 Discussion and Optimization of SHC Reduction Strategies

The existing SHC reduction control strategies are reviewed and an insight into the existing inductor SHC reduction strategies from the visual impedance is provided.

In [17] and [18], an inner inductor current loop is introduced and the crossover frequency of the outer voltage loop is greatly reduced. Introducing the current loop is equivalent to inserting $Z_{id}(s)$ and reducing the crossover frequency of the outer voltage loop is equivalent to increasing $Z_{vid}(s)$ by decreasing k_{pv} and k_{iv} . By these means, the inductor SHC in the FDC can be reduced greatly. However, the low voltage loop crossover frequency will decrease the dynamic performance of the converter.

In [19], a notch filter (band-elimination filter) with the centre frequency at twice the output fundamental frequency is introduced into the output of the voltage loop (NF-VL), as shown in Fig. 8a. The introduced notch filter decreases the gain of the voltage regulator at twice the output fundamental frequency, which is equivalent to increasing $Z_{vid}(\omega_{2nd})$ by decreasing $k_{pv}(\omega_{2nd})$ and $k_{iv}(\omega_{2nd})$. As a matter of fact, the notch filter $G_{be}(s)$ can be moved to the voltage feedback (NF-VF) as shown in Fig. 9a because V_{ref} contains no second harmonic component. Meanwhile, to obtain a better effect, $Z_{id}(\omega_{2nd})$ can be increased by inserting a band-pass filter with the centre frequency at twice the output fundamental frequency in parallel with current-loop regulator $G_i(s)$ as shown in Fig. 9b (BPF-CLR).




Figure 8: Control strategies for inductor SHC reduction: (a) NF-VL [18]; (b) BPF-CF [21]

In [21], a band-pass filter is incorporated to the inductor current feedback branch (BPF-CF), as shown in Fig. 8b. The introduced band-pass filter increases the gain of the inner current loop at twice the output frequency, equivalent to increasing $Z_{id}(\omega_{2nd})$ and $Z_{vid}(\omega_{2nd})$ by increasing $H_i(\omega_{2nd})$. In fact, the control schemes in [19] and [21] can be combined as shown in Fig. 9c to obtain a better effect.




Figure 9: Available optimization strategies for inductor SHC reduction: (a) Optimization strategy 1; (b) Optimization strategy 2; (c) Optimization strategy 3; (d) A summary of available optimization strategies

Actually, for a voltage current dual-loop Buck converter, these control strategies can be summarized as shown in Fig. 9d. A notch filter or any combination of each of these notch filters (band-pass or band-elimination filters) in Fig. 9d can be used for the inductor SHC reduction.

In [20], a load current feedforward branch with notch filter (band-pass filter) is introduced on the basis of the inner inductor current loop. The introduced branch decreases the numerator of (9)

and thus the inductor SHC is reduced. In combination with the control scheme in [19], this method is optimized in [20].

In [22], the relationship among different control schemes is revealed from the perspective of the output impedance of the FDC. However, it is important to note that no matter how the visual impedance in series with L_f and/or in parallel with L_f change, d_{2nd} undergoes a corresponding change. The difference between Figs. 7a and 7b should be noted.

In order to achieve a better effect in the input SHC reduction, the input SHC is directly extracted for control [23]. However, the inductor current is often used for loop control. To avoid the use of the extra input current sensor, $v_r i_{L_f}$ is used for the extraction of the input SHC, where v_r is the modulation signal [24].

5 Results

In order to verify the analysis above, a 1500 VA TSI prototype is built and simulated on MATLAB/Simulink. The FDC is a push-pull forward converter, and the downstream inverter is a single-phase full-bridge inverter. The main parameters of the built TSI are listed in Table 2.

Table 2: Main parameters of the simulation model

Parameter	Symbol	Value	Parameter	Symbol	Value
Input voltage	V_{in}/V	28	Filter capacitance	$C_f/\mu F$	400
Output voltage	V_o/V	115	Filter inductance	$L_f/\mu H$	670
DC bus voltage	V_{cf}/V	180	Modulation ratio	m_f	1/2.4
Output frequency	f_o/Hz	400	Voltage sensor gain	H_v	0.055
Output power	P_o/kVA	1.5	Current sensor gain	H_i	0.5
Switching frequency	f_s/kHz	80	Transformer turn ratio	n	10

5.1 The Reverse Propagation Gains of SHC

The reverse propagation gains of SHC are drawn as shown in Fig. 10, which verifies the analysis from the view of visual impedance and the proposed equivalent models.




Figure 10: (Continued)




Figure 10: The reverse propagation gains of SHC: (a) k_{pv} ; (b) k_{iv} ; (c) k_{pi} ; (d) k_{ii} ; (e) H_v ; (f) H_i

5.2 Results of Different Control Loops

Fig. 11 shows the steady-state inductor current under open loop, single voltage closed-loop, voltage and current double closed-loop respectively from top to bottom, where $k_{pv} = 1.1$, $k_{iv} = 100$, and $k_{pi} = 1$, $k_{ii} = 1000$. It can be seen that the introduction of the current loop reduces the inductor SHC effectively.




Figure 11: Simulation waveforms of inductor current with different control loops

Fig. 12 shows the steady-state inductor current under different loop parameters, where k_{pi} is changed in Fig. 12a and k_{ii} is changed in Fig. 12b. From Fig. 12a, it can be seen that the suppression

effect can be improved by increasing k_{pi} in a certain range, which agrees well with Fig. 10c. From Fig. 12b, it can be seen the suppression effect is insensitive to k_{ii} , which agrees well with Fig. 10d.




Figure 12: Simulation waveforms of inductor current with different loop parameters: (a) $k_{pv} = 1.1$, $k_{iv} = 100$, $k_{ii} = 1000$, and $k_{pi} = 0.1, 1, 10$ from top to bottom; (b) $k_{pv} = 1.1$, $k_{iv} = 100$, $k_{pi} = 1$, and $k_{ii} = 0.1, 10, 1000$ from top to bottom

5.3 Results of Optimization Strategies

Fig. 13 shows the steady-state inductor current under different control strategies and Fig. 14 shows the corresponding fast Fourier transform spectrums. From Fig. 13a, it can be seen that NF-VL is equivalent to NF-VF. From Figs. 13b and 14b, it can be seen that the optimization strategy 2 can achieve better suppression effect than NF-VL. From Figs. 13c and 14d, it can be seen that the suppression effect of BPF-CF is greatly improved by the optimization strategy 3. Obviously, the simulation results verify correctness of the theory analysis and the effectiveness of the optimization strategies.




Figure 13: (Continued)




Figure 13: Simulation waveforms of inductor current: (a) Optimization strategy 1: without SHC reduction, NF-VL, NF-VF; (b) Optimization strategy 2: without SHC reduction, NF-VL, NF-VL+ BPF-CLR; (c) Optimization strategy 3: without SHC reduction, BPF-CF, BPF-CF + NF-VL




Figure 14: The fast Fourier transform spectrums: (a) NF-VL; (b) NF-VL + BPF-CLR; (c) BPF-CF; (d) BPF-CF + NF-VL

6 Conclusions

Due to the components at twice the output voltage frequency in the instantaneous output power of a two-stage single-phase inverter, the second harmonic current (SHC) is generated in the front-end dc-dc converter. To reduce the SHC, optimizing the control strategy of the front-end dc-dc converter is an effective and costless approach. According to the input pulsating instantaneous power analysis, the origin of the input SHC is divided into two parts: d_{2nd} and $i_{Lf,2nd}$. According to the different purposes of control, the front-end dc-dc converter self-controlling methods are divided into two types. One is the inductor SHC reduction strategy (FI-SHCRS) and the other is the input SHC reduction strategy (I-SHCRS).

For a better comprehension of FI-SHCRS, equivalent circuit models are proposed from the view of visual impedance. The derived models can offer a better insight into where the magnitude of the inductor SHC lies when the front-end dc-dc converter is under different control strategies. Meanwhile, important parameters, which can be used to reduce the inductor SHC, are analysed and summarized. Knowledge about the effects of these parameters on the SHC propagation can serve as a guideline for the design and optimization of the front-end dc-dc converters.

With the derived circuit models, different inductor SHC reduction schemes are reviewed and several optimization strategies are proposed. The limitation of FI-SHCRS is also revealed and I-SHCRS is indicated to be a better control strategy in the input SHC reduction.

Funding Statement: This work was supported in part by the Natural Science Foundation of Jiangsu Province under Grant BK20200969 (L.Z., <http://std.jiangsu.gov.cn/>).

Conflicts of Interest: The authors declare that they have no conflicts of interest to report regarding the present study.

References

1. Xue, Y., Chang, L., Kjaer, S. B., Bordonau, J., Shimizu, T. (2004). Topologies of single-phase inverters for small distributed power generators: An overview. *IEEE Transactions on Power Electronics*, 19(5), 1305–1314. DOI 10.1109/TPEL.2004.833460.
2. Dong, D., Cvetkovic, I., Boroyevich, D., Zhang, W., Wang, R. et al. (2013). Grid-interface bidirectional converter for residential DC distribution systems—Part one: High-density two-stage topology. *IEEE Transactions on Power Electronics*, 28(4), 1655–1666. DOI 10.1109/TPEL.2012.2212462.
3. Wang, W., Liu, B., Hu, Y., Li, Z., Wang, H. et al. (2021). Power decoupling control for single-phase grid-tied PEMFC systems with virtual-vector-based MPC. *IEEE Access*, 9, 55132–55143. DOI 10.1109/ACCESS.2021.3071776.
4. Pardhi, P. K., Sharma, S. K., Chandra, A. (2020). Control of single-phase solar photovoltaic supply system. *IEEE Transactions on Industry Applications*, 56(6), 7132–7144. DOI 10.1109/TIA.2020.3024171.
5. Zhang, L., Ruan, X. (2019). Control schemes for reducing second harmonic current in two-stage single-phase converter: An overview from dc-bus port-impedance characteristics. *IEEE Transactions on Power Electronics*, 34(10), 10341–10358. DOI 10.1109/TPEL.2019.2894647.
6. Lu, N., Yang, S., Tang, Y. (2017). Ripple current reduction for fuel-cell-powered single-phase uninterruptible power supplies. *IEEE Transactions on Industrial Electronics*, 64(8), 6670–6617. DOI 10.1109/TIE.2017.2677329.
7. Sullivan, C., Awerbuch, J., Latham, A. (2013). Decrease in photovoltaic power output from ripple: Simple general calculation and the effect of partial shading. *IEEE Transactions on Power Electronics*, 28(2), 740–747. DOI 10.1109/TPEL.2012.2205162.

8. Schenck, M., Stanton, K., Lai, J. S. (2005). Fuel cell and power conditioning system interactions. *Proceedings of the 20th Annual IEEE Applied Power Electronics Conference and Exposition*, pp. 6–10. Austin, USA.
9. Fukushima, K., Norigoe, I., Shoyama, M., Ninomiya, T., Harada, Y. et al. (2009). Input current-ripple consideration for the pulse-link dc-ac converter for fuel cells by small series LC circuit. *Proceedings of the 24th IEEE Applied Power Electronics Conference and Exposition*, pp. 15–19. Washington, USA.
10. Stevens, J. L., Shaffer, J. S., Vandenham, J. T. (2002). The service life of large aluminum electrolytic capacitors: Effects of construction and application. *IEEE Transactions on Industry Applications*, 38(5), 1441–1446. DOI 10.1109/TIA.2002.802922.
11. Zhang, L., Ruan, X., Ren, X. (2018). One-cycle control for electrolytic capacitor-less second harmonic current compensator. *IEEE Transactions on Power Electronics*, 33(2), 1724–1739. DOI 10.1109/TPEL.2017.2682420.
12. Huang, X., Ruan, X., Fang, J., Kan, S. (2021). A virtual impedance based control scheme for modular electrolytic capacitor-less second harmonic current compensator. *IEEE Transactions on Industrial Electronics*, 68(1), 198–209. DOI 10.1109/TIE.2019.2962402.
13. Vitorino, M., Alves, L., Wang, R., Correa, M. (2017). Low-frequency power decoupling in single-phase applications: A comprehensive overview. *IEEE Transactions on Power Electronics*, 32(4), 2892–2912. DOI 10.1109/TPEL.2016.2579740.
14. Sun, Y., Liu, Y., Su, M., Xiong, W., Yang, J. (2016). Review of active power decoupling topologies in single-phase systems. *IEEE Transactions on Power Electronics*, 31(7), 4778–4794. DOI 10.1109/TPEL.2015.2477882.
15. Zhang, L., Ruan, X. (2019). Control schemes for reducing second harmonic current in two-stage single-phase converter: An overview from DC-bus port-impedance characteristics. *IEEE Transactions on Power Electronics*, 34(10), 10341–10358. DOI 10.1109/TPEL.2019.2894647.
16. Zhang, L., Ruan, X. (2018). Second-harmonic current reduction for two-stage inverter with boost-derived front-end converter: Control schemes and design considerations. *IEEE Transactions on Power Electronics*, 33(7), 6361–6378. DOI 10.1109/TPEL.2017.2746878.
17. Liu, C. R., Lai, J. S. (2007). Low frequency current ripple reduction technique with active control in a fuel cell power system with inverter load. *IEEE Transactions on Power Electronics*, 22(4), 1429–1436. DOI 10.1109/TPEL.2007.900594.
18. Wang, J., Ji, B., Lu, X., Deng, X., Zhang, F. et al. (2014). Steady-state and dynamic input current low-frequency ripple evaluation and reduction in two-stage single-phase inverters with back current gain model. *IEEE Transactions on Power Electronics*, 29(8), 4247–4260. DOI 10.1109/TPEL.2013.2292609.
19. Wei, Z., Deng, X., Gong, C., Chen, J., Zhang, F. (2012). A novel technique of low frequency input current ripple reduction in two-stage dc-ac inverter. *Proceedings of the 38th Annual Conference on IEEE Industrial Electronics Society*, pp. 25–28. Montreal, Canada.
20. Zhu, G., Ruan, X., Zhang, L., Wang, X. (2015). On the reduction of second harmonic current and improvement of dynamic response for two-stage single-phase inverter. *IEEE Transactions on Power Electronics*, 30(2), 1028–1041. DOI 10.1109/TPEL.2014.2307092.
21. Zhang, L., Ren, X., Ruan, X. (2014). A bandpass filter incorporated into the inductor current feedback path for improving dynamic performance of the front-end dc-dc converter in two-stage inverter. *IEEE Transactions on Industrial Electronics*, 61(5), 2316–2325. DOI 10.1109/TIE.2013.2267704.
22. Zhang, L., Ruan, X., Ren, X. (2015). Second-harmonic current reduction and dynamic performance improvement in the two-stage inverters: An output impedance perspective. *IEEE Transactions on Industrial Electronics*, 62(1), 394–404. DOI 10.1109/TIE.2014.2331015.
23. Liu, X., Li, H., Wang, Z. (2014). A fuel cell power conditioning system with low-frequency ripple-free input current using a control-oriented power pulsation decoupling strategy. *IEEE Transactions on Power Electronics*, 29(1), 159–169. DOI 10.1109/TPEL.2013.2251004.

24. Lei, R., Zhao, Y., Gong, C., Deng, X., Wei, Z. (2014). Analysis and suppression of the input second harmonic current in two-stage inverter. *Proceedings of the 40th Annual Conference of the IEEE Industrial Electronics Society*. Dallas, USA.
25. He, J., Li, Y. W. (2012). Generalized closed-loop control schemes with embedded virtual impedances for voltage source converters with LC or LCL filters. *IEEE Transactions on Power Electronics*, 27(4), 1850–1861. DOI 10.1109/TPEL.2011.2168427.
26. Sun, J. (2011). Impedance-based stability criterion for grid-connected inverters. *IEEE Transactions on Power Electronics*, 26(11), 3075–3078. DOI 10.1109/TPEL.2011.2136439.
27. Zhang, X., Ruan, X., Tse, C. K. (2015). Impedance-based local stability criterion for DC distributed power systems. *IEEE Transactions on Circuits and Systems I: Regular Papers*, 62(3), 916–925. DOI 10.1109/TCSI.2014.2373673.
28. Zhang, Y., Yu, M., Liu, F., Kang, Y. (2013). Instantaneous current-sharing control strategy for parallel operation of ups modules using virtual impedance. *IEEE Transactions on Power Electronics*, 28(1), 432–440. DOI 10.1109/TPEL.2012.2200108.